Description
Compiles Verilog and SystemVerilog hardware designs into fast simulation models. It is useful for hardware developers verifying digital logic, running testbenches, and integrating HDL checks into CI.
This is a terminal hardware-design tool. Simulation does not prove hardware correctness by itself, so test coverage and review of generated outputs still matter.