Description
SystemVerilog projects can gain editor diagnostics, completion, and navigation through the Language Server Protocol. This package builds the Rust svls command for use by editors or manual terminal sessions. It is for FPGA and ASIC developers; diagnostics help review HDL code but do not replace simulation or synthesis checks.