Description
SystemVerilog source can be converted into Verilog for hardware design and synthesis flows. This package builds the Haskell sv2v converter and installs license and Haskell registration helpers. It is for FPGA and ASIC developers; converted output should be reviewed before synthesis or simulation sign-off.