Description
HDL projects can run structured unit tests for VHDL and SystemVerilog designs. This framework helps hardware developers organize test benches, simulations, and verification workflows from Python-driven tooling.
It runs from development commands and may invoke HDL simulators configured by the project. Test outputs depend on simulator availability, source files, and build settings.