FICHA · AUR

python-pythondata-cpu-serv-git

Python module containing verilog files for serv cpu (for use with LiteX)

  • SERV CPU Verilog data
  • DATA
  • DEVELOPER-TOOL
  • Dependency only
official+codex · reviewed · Jun 3, 2026 description in en

Description

LiteX hardware builds can include packaged Verilog sources for the SERV CPU. FPGA and SoC developers use pythondata-cpu-serv for synthesis experiments, simulation, and embedded hardware integration. Generated hardware should be verified against target board constraints.

Permissions

Permissions not analysed for this source yet.