Description
VHDL designs can be compiled and simulated from the command line before they are used in hardware or larger verification flows. This development variant is useful for users who need newer upstream behavior while working on digital logic projects.
This is a specialized hardware-description-language tool. It is mainly useful for FPGA, ASIC, and verification workflows, not for ordinary application programming.