Description
SystemVerilog source can be parsed, analyzed, and integrated into language-service workflows. This package is useful for hardware developers, EDA tooling authors, and CI checks around HDL projects. Diagnostics should be matched to the target simulator and synthesis flow.