Description
Integrated-circuit layouts can use a multi-level over-the-cell maze router in open physical-design flows. Install it for VLSI education, research, or chip-layout experiments. Routing output still needs design-rule checks and fabrication-aware review.