FICHA · AUR
python-cocotb-git
Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
- HDL cosimulation library
- LIBRARY
- HARDWARE
- TESTING
- Dependency only
· official+codex · reviewed · Jun 3, 2026 description in en
VHDL and Verilog testbenches can use a development build of cocotb’s Python coroutine framework. This package is for hardware verification engineers testing upstream fixes or features. Development snapshots can change simulation behavior, so reproducibility matters.
Permissions
Permissions not analysed for this source yet.