Description
Provides OCaml access to operations backed by dedicated hardware instructions on some CPU micro-architectures. It is meant for low-level code that can benefit from selected processor intrinsics when they are available.
Use it when an OCaml project explicitly needs this performance layer. Code should still handle machines where a specific instruction is unavailable.