Description
Electronic design placement tasks can be handled by the development version of an open-source placement tool. It is useful for researchers testing current placement behavior in VLSI or chip-layout flows.
Development EDA tools can change output quality or compatibility. Validate constraints and generated layouts before fabrication or serious benchmarking.