Description
Provides tools for logic synthesis and formal verification of digital circuits. It is used in electronic design automation workflows to optimize and verify sequential logic designs.
Use it when developing hardware designs, researching EDA, or working with verification flows. It is a specialized technical command-line package.